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Abstract 
In traditional universal asynchronous receiver transmitter (UART) controller, the data transmission is inefficient and the data bus 
utilization ratio is low. A novel design is provided to solve these problems. The architecture of the system is introduced, the flow charts 
of data processing as well as the implementation state machine are also presented in detail. This paper is concluded by comparing the 
performance of this design, which is realized on field programmable gate array (FPGA) using Verilog hardware description language 
(HDL), with other traditional UART controllers. 
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1  Introduction1 
UART is a popular methodology of serial asyn-
chronous communication. The UART data frame is 
composed of a start bit of one bit-length logic 0, 5 
to 8 bit-length data bits and a stop bit of one, one 
and a half or two bit-length. There may be one 
bit-length checkout bit after the data bits if it is 
necessary. And its characteristic is that the frame 
contains only one character and it is transmitted 
continuously one by one. Typically, the UART is 
connected between a micro-processor and a periph-
eral. 
Although UART is popular and the structure of 
the frame is simple, it is inefficient. In this paper, 
three disadvantages, which influence its efficiency, 
are pointed out and solved. 
(1) Usually, there is only one channel, which 
can only connect to a single peripheral, in normal 
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UART controller. In this case, the number of chips 
will increase with the augment of peripherals, which 
may cost a lot of space and resources. 
 (2) In general, the interrupt request is an easy 
and common method to notify the micro-processor 
of a frame’s operation. But there comes a problem 
that the burden of the processor will become heavier 
and heavier when the interrupt request occurs more 
and more frequently, i.e., when there are frequent 
interrupt requests and only a few characters are 
transmitted during each interrupt time, the proces-
sor’s implementation efficiency will become ex-
tremely low. It means that the processor would 
spend a lot of time on processing small amount of 
data without doing other necessary tasks. 
(3) Although certain processor’s data bus is 
32-bit wide or more, the traditional UART control-
ler transmits only one byte data to the mi-
cro-processor with which it connected at a time. In 
this case, 24 bits or more of data bus are wasted. 
To solve the first problem, more UART chan-
nels in a single chip are required, and the same as 
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ST16C554[1] does. However, this scheme may result 
in more frequent interrupts which will make the 
second problem more serious. Considering both of 
them, the issues are focused on the improvement of 
data transmission efficiency during interrupt times. 
So in this paper, the ideas of enhanced parallel 
processing of data, novel interrupt controlling 
mechanism, as well as utilizing the whole data bus 
width are put forward. Realization is implemented 
using Verilog HDL on FPGA. 
2  System Architecture Description and De-
sign Principle. 
As a UART controller, the service objects are 
micro-processors and serial communication termi-
nations (SCT). To be simple, it is assumed that the 
bus of micro-processor is the same as 32-bit Mo-
torola PowerPC[2] series and the SCT only has two 
transmission wires: TXD (for transmitted data) and 
RXD (for received data). Therefore, the main sys-  
tem architecture of the controller is shown in Fig.1, 
which is based on the assumption presented here 
and UART protocol. The architecture introduced in 
Fig.1 can be viewed as a description of one channel, 
and the others in the controller are exactly the same. 
Fig.1  System architecture 
 (1) Modules of receiving flow 
The modules are shift registers, parity check-
ers and receiving FIFOs. The shift registers con-
nected to RXD wires are used to transform 
inputting serial data into parallel data, which will 
be sent to parity checkers as soon as a correct 
frame is received, and they also check the 
integrality of the frames. The parity checkers are 
used to implement parity check if it is necessary 
and inform the FIFOs whether the receiving 
FIFOs whether the receiving frames are correct. 
The receiving FIFOs will store the data which are 
correctly received until micro-processor intends to 
read them. 
(2) Modules of sending flow 
The modules are sending FIFOs, parity che- 
ckers and shift registers. The sending FIFOs will 
store data sent from micro-processor while there 
still are data under transmission on the TXD wires. 
The parity checkers here are used to attach the start 
and stop bits to the arriving frames as well as filling 
the checkout bit into frames if it is necessary. Then, 
the frames will be sent out serially by the shift reg-
isters through TXD wires. 
(3) Other components 
The baud-rate generator generates different 
baud-rate clocks used as time benchmarks in UART 
transmission. The CPU interface manages commu-
nications, including buses controlling, interrupts, 
reading signal, writing signal, etc., between the mi-
cro-processor and the controller. The interrupt con-
troller takes responsibility of managing the interrupt 
requests generated by each channel and sending 
them to micro-processor based on certain principles. 
To improve the system efficiency, the design is 
focused on how to accomplish more tasks in less 
time. In other words, more implementations in 
fewer system clock periods are expected. There are 
two methods adopted in this design: implementing 
correlative tasks in parallel as many as possible and 
reducing the implementation steps of the ordinal 
task. The first method is recommended when there 
are weak constraints of time relationship among 
tasks, so it is adopted in the module designs of shift 
registers, parity checkers and FIFOs. The other 
method works well when the constraints are strong, 
such as responding continuous interrupts on one 
wire, which should be implemented one by one. 
Therefore, it is adopted in interrupt controller mod-
ule. 
3  Sending and Receiving Flows Design 
There are three clocks that should be consid-
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ered in the design: the first one is the system main 
clock which is the basal time scale of all the tasks 
and it is very fast, the clock is 50 MHz in this de-
sign;the second one is the baud-rate clock which 
is the division of the main clock, it is only used 
when there are requirements to send data or to 
synchronize receiving data; the third one is the 
clock of micro-process’s instruction. Because the 
baud-rate clock and instruction clock are far 
slower than the main clock, the pre-operations 
which are driven by the main clock can be im-
plemented during receiving process and sending 
process, and it is possible to transmit data as soon 
as it is ready. 
Considering the second problem mentioned in 
Section 1, it can be concluded that the time of data 
transmission between controller and micro- proces-
sor will be reduced if all the 32 bits of data bus are 
utilized. This also is adopted in the design. 
Using these methods, all the tasks will be 
accomplished efficiently. 
3.1  Module cooperation in sending flow 
Based on the description in Section 2, the data 
flow of sending process is shown in Fig.2. The 
conclusion of Fig.2 is that there are two serial 
operations in the process of frame composing 
which are the system choke points (the first 
operation is indicated with label 1 and the second 
one is indicated with label 2 in Fig.2). The first 
one is due to Sending serially operation, so if a 
notification is feed back to active the Writing into ift reg 
 
Fig.2  Operation flow of sending process 
operation, at the same time that the frame is deliv-
ered, this chock point will be eliminated. 
The state machine of Sending serially process 
is shown in Fig.3. The state machine as well as the 
counters in the Stop and the Notify states is driven 
by the baud-rate clock. 
Fig.3  State machine of sending serially 
At the last count of the Stop counter, the state 
machine would switch to the Notify state from the 
Stop state. The Notify state, in which the notification 
is generated and the last stop bit ends, will last one 
baud-rate clock. Then the state machine will switch 
to the Idle state. Because the main clock, which is 
the benchmark of the frame composing, is far faster 
than the baud-rate clock, a new frame will be ready 
as soon as the Idle state occurs. All of this assures 
that no time is needed to wait for a new frame’s 
preparation, so the first chock point is eliminated. 
3.2  Sending FIFO system design 
The instruction clock of micro-processor is 
also faster than the baud-rate clock, so the data from 
micro-processor usually arrive at the moment when 
there are data under transmission. To prevent system 
from waiting all though the transmission, which is 
the second chock point in Fig.2, the fresh data 
should be buffered during the transmission. FIFO is 
adopted in the design, and its width is 32-bit which 
is referred to the width of data bus. In this paper, 
RAM integrated in FPGA is used to realize the de-
sign of the FIFO to reduce the usage of FPGA logic 
elements (LEs). Architecture of the sending FIFO 
system is shown in Fig.4. 
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Fig.4  Architecture of sending FIFO system 
In order to satisfy the synthesizable condition 
of Verilog HDL RAM, the input bit width and the 
output one of the FIFO should be the same. How-
ever, the Shift register, whose length is only a frame 
length, is shorter than 32 bits, so a 32-bit register 
composed of LEs is required, which will be used as 
a buffer between the FIFO and the Shift register. It 
is quite necessary for the Indicator to record how 
many bytes of data are in the 32-bit register. That is 
because when there are less than 4 bytes of data in 
the 32-bit register, such as the last time of transmis-
sion, the Shift register should obtain the exact 
amount of bytes to be transmitted. Thus, the imple-
mentation flow of the whole 32-bit width FIFO sys-
tem is shown in Fig.5.  
Fig.5  Sending FIFO implementation flow 
It is indicated in Fig.5 that the writing process 
of micro-processor can implement ceaselessly no 
matter whether the previous data have been sent or 
not, which means that more times of writing process 
can be implemented during each interrupt time. And 
during each time, at most four bytes of data can be 
written now, compared with the input of one byte of 
data using traditional method. So the time required 
for a whole task is reduced. 
3.3  Module cooperation in receiving flow 
There is an important difference between the 
receiving flow and the sending flow. It is that the 
transmission velocity of the data source (micro- 
processor) is far faster than that of the data destina-
tion (serial peripheral) in the sending flow, while the 
situation is just the opposite in the receiving flow. 
So the data from micro-processor should be deliv-
ered to peripheral immediately to prevent data cu-
muli in the sending flow. But in the receiving flow, 
it is possible for the controller to buffer data until 
micro-processor has time to respond to the receiving 
request, which can be used to solve the second 
problem mentioned in Section 1. Thus, the require-
ment of the reduction of data processing time in 
receiving flow is focused on the Shift register mod-
ule and Parity checker module in Fig.1. The state 
machine is shown in Fig.6 and it is driven by 
baud-rate clock which is used to sample input sig-
nals. 
 
Fig.6  State machine of receiving flow 
In the state machine, the Check state is between 
the Data state and the Stop state and it takes the re-
sponsibility of parity checkout. Such design is based 
on the fact that the baud-rate clock is designed as 16 
times faster as input signals, so there are enough 
clock periods to check parity during the arrival of 
stop bits. Therefore, the parity checkout can imple-
ment in parallel with the signal sampling process. 
The state machine will switch to the Notify 
state at the last count of the stop bits. The Notify 
state takes the responsibility of notifying FIFOs to 
store received data. The principle is the same as the 
Check state and the clock period would also be re-
duced in this way. 
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All of these designs ensure that the correct data 
can be stored in FIFOs as soon as a frame is re-
ceived completely, and in this way, the system effi-
ciency is improved. 
3.4  Receiving FIFO design 
Different from the sending FIFO which is used 
to prevent data cumuli, the receiving FIFO focuses 
on reducing the interrupt frequency. In the design, 
receiving interrupts are generated only when the 
quantity of the data stored in FIFO goes beyond a 
threshold value or it is time out for the FIFO to wait 
for the micro-processor to receive data. The thresh-
old is a certain value between zero and FIFO depth. 
The architecture of receiving FIFO system is shown 
in Fig.7. 
Fig.7  Architecture of receiving FIFO system 
In the receiving flow, the 32-bit register and 
the Data length indicator operate in the same man-
ner as the sending FIFO does, and the whole 32-bit 
bus can be utilized to increase the data trans- 
mission velocity. The Overtime controller is active 
only when there still are data in the FIFO or the 
register, and its amount are not beyond the thresh-
old. In this case, an overtime interrupt will be 
generated to notify the micro-processor of 
receiving request if the counter of overtime con-
troller is overflow. The whole implementation flow 
is shown in Fig.8. 
To reduce the reading times of the mi-
cro-processor, the Data length indicator only needs 
to be accessed during the overtime interrupt. This is 
because the quantity of data stored in 32-bit FIFO 
must be the multiple of 4 bytes on the arrival of 
over-threshold interrupt. 
To conclude, the parallel implementations are 
optimized and FIFOs are redesigned to enhance 
Fig.8  Receiving FIFO implementation flow 
transmission velocity by utilizing the data bus ade-
quately. Therefore, the efficiency is improved and 
more channels are able to cooperate in the control-
ler. 
4  Interrupt Controller Design 
4.1  Scheme argumentation 
The interrupt controller cooperates with both 
internal channels and external micro-processor, and 
the efficiency of internal channels is assured by de-
signs in Section 3. So in this section, attentions 
should be paid to the implementation of mi-
cro-processor who processes tasks serially. 
Interrupt service routine (ISR) is implemented 
by micro-processor. Besides the reading and the 
writing processes, the most necessary task of ISR is 
to obtain interrupt source and interrupt state. So if 
the steps of these processes are reduced, the effi-
ciency of the ISR will be improved. 
In the realization of the controller, 16 UART 
channels are included, which means that there are 
16 coequal interrupt sources to the interrupt con-
troller. Because of the coequality, the principle of 
interrupt management is first in first serves (FIFS), 
and interrupt nesting is forbidden. So there comes a 
problem about how to deal with the interrupts when 
more than one channel send interrupt-requests to the 
controller at the same time. The first method is to 
arrange these interrupts according to certain princi-
ple (it will be indicated later in this section) and 
 HU Zhe et al. / Chinese Journal of Aeronautics 20(2007)66-74                 ·71· 
 
then send them out in order. The disadvantage is 
that there are several interrupts generated so that the 
processor has to switch into ISR frequently. The 
second method is to send a single interrupt and all 
the interrupt sources’ information to the mi-
cro-processor, then the processor should poll over to 
implement relevant operations. It will lead to a mass 
of time overhead in polling operations. 
Thus a comparison is needed in order to choose 
a more efficient method. The pseudo codes of both 
methods are given in Table 1. 
Table 1  Pseudo codes of ISR 
Sequent interrupts Single interrupt 
Enter ISR 
Obtain the source 
Obtain the type 
Respond the interrupt 
Exit ISR 
Repeat 16 times 
Enter ISR 
obtain sources and store them in 
variable ‘a’ 
b = 0x01 
i = 0 
while i < 16 then 
if a AND b equals b 
obtain the type 
respond the interrupt 
shift b left for 1 bit 
i = i + 1 
exit ISR 
The comparison is implemented on the plat-
form which is based on Motorola PowerPC 860 and 
WindRiver VxWorks 5.5. And the experiment is 
done by sending a notification out as soon as an ISR 
finished, so that new interrupts can be generated. 
The results are shown in Table 2. 
Table 2  Comparative results of the two methods 
Testing time/s 
Interrupt quantities 
in sequent mode 
Interrupt quantities
in single mode 
1 75 562  72 521 
2 151 127 145 054 
3 226 689 217 543 
4 302 245 290 032 
5 377 802 362 587 
The conclusion of Table 2 is that it is more effi-
cient to send interrupts out in order, so method one is 
adopted. And the velocity of UART transmission is 
slow, so the possibility that several channels generate 
interrupts at the same time is little. Thus, to be simple, 
the arranging principle is defined as that interrupts are 
delivered to micro-processor from channel 1 to chan-
nel 16 in order while there are interrupt requests of 
channels generated at the same time. 
4.2  Scheme design 
Based on the principles mentioned above, the 
architecture of the interrupt controller is shown in 
Fig.9, which contains a 256-bit deep and 5-bit wide 
FIFO. In the design of all the channels, the shortest 
time between two ordinal interrupt requests is only 
one system clock period. So if several interrupts 
occur at the same time, they should be written into 
the FIFO in one clock period. To satisfy this condi-
tion, 16 interrupts of each channel, including null 
interrupts (no interrupt request in current channel), 
are written. A new interrupt of a certain channel can 
not be generated until the previous ones are re-
sponded, so 16×16=256 bits of depth are required 
at least to store the interrupts. 
Fig.9  Interrupt controller architecture 
Implementation of the controller is shown in 
Fig.10. The conclusion is that the time of null inter-
rupts output is the main time overhead. But the 
Fig.10  Interrupt controller implementation 
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system main clock frequency is far faster than inter-
rupt generating frequency, so the overhead can be 
ignored. 
The simulation result of the controller’s im- 
plementation is given in Fig.11. The Rd_ints signal 
shows that there are two read-request interrupts, 
which are generated by channel three and channel 
four, take place at the same time. Right after the 
interrupts’ generation, they are delivered to the mi-
cro-processor one by one (Int_sig signal). 
Fig.11  Simulation result of the interrupt controller 
To conclude, the main contribution in the in-
terrupt controller is that the processes in mi-
cro-processor ISR are reduced so that the efficiency 
is also improved. 
5  Simulation results 
At first, the simulation result of sending flow is 
given in Fig.12. It can be seen that four bytes of 
data (Data_bus signal) are written into the controller, 
as well as a byte of data (Snd_data signal) is deliv-
ered in order at the same time. So it proves that the 
micro-processor does not need to wait for the 
completion of data delivering of the controller. And 
all the data that the micro-processor writes in are 
buffered to prevent data congestion. Focus on the 
position where the “*” mark places in the Fig.12. It 
indicates that a send-over notification is generated 
as soon as a completed frame is sent out, which 
means that a new frame is delivered without any 
pending time. 
 
Fig.12  Simulation result of sending flow 
All the results above prove that the operations 
of sending flow are optimized to work in parallel 
and the idle time is reduced. The efficiency is im-
proved. 
Next, the simulation result of receiving flow is 
given in Fig.13. Focus on the position, where “*” 
mark places, which indicates that a notification of 
writing data into the receiving FIFO (Rcv_strt signal) 
is generated as soon as a completed frame arrives. 
And at the same time, the parity checkout enable 
signal (Chk_strt) also occurs to start parity checkout 
process. And then, pay attention to the “$” mark. 
The receiving data are written into the FIFO there, 
right after a short time of the completion of the par-
ity checkout process. At the position of “@” mark, 
if the data in the FIFO are beyond the threshold, an 
over-threshold signal (Ovr_thr signal) will be gen-
erated at the same time. The position that ‘&’ mark 
places shows the moment when the micro-processor 
response to the controller’s read-request signal 
(Rd_rqst signal), and four bytes of data are output-
ted at the time. 
 
Fig.13  Simulation result of receiving flow 
So the conclusion proves that the receiving 
flow is also optimized to work in parallel and the 
whole 32-bit data bus is utilized in the design. All of 
these improve the efficiency of the receiving flow. 
Finally, the reading data implementation of the 
UART controller is shown in Fig.14. The Addr_bus 
signal is the address of each channel, and its value 
“000” in Fig.14 means that the current data are read 
from the channel one. The Mp_read signal is the 
reading control signal of the micro-processor, which 
works corporately with the Addr_bus signal to ob-
tain information, such as interrupt source (Int_src 
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signal in Fig.11), interrupt type (Int_type signal), 
and inputting data (Data_in signal), etc. The writing 
data process is similar, except that it depends on the 
Mp_write signal. It can be seen that the whole 
32-bit data bus is utilized during data transmission. 
 
Fig.14  Simulation result of the UART controller 
6  Comparisons and Conclusions 
Firstly, the performance of the design is com-
pared with the performances of other two UART 
controllers, which are the serial management con-
troller (SMC) of PowerPC 860 and ST16C554. And 
due to the channel limit of SMC, which has only 
two channels, the performances of two channels of 
each controller are compared. 
The process is that 4 bytes of data were sent to 
each channel of certain UART controller at the same 
time, and the controllers should respond to the 
senders with the received data immediately. The 
process should be repeated until all the testing data 
were delivered. The implementation time of each 
controller is shown in Fig.15. 
Fig.15  Time costs of each controllers 
The comparison result in Fig.15 indicates that 
the design proposed in this paper is more efficient 
than the other two controllers, as the amount of 
transmitting data increases. When only 5 000 bytes 
of data transmitted, the time costs of PowerPC 860 
SMC, ST16C554 and the controller proposed in this 
paper are 1.563 s, 1.641 s and 1.387 s, respectively. 
However, the results change to 17.291 s, 18.155 s 
and 16.647 s in the case of 60 000 bytes of data 
transmitted. There is 8.31% performance increase, 
which is relative to the 16-channel ST16C554, in 
this case. 
It is because that the micro-processor’s imple-
mentation and data transmission are optimized by 
adopting the novel controller. However, the im-
provement is not obvious in this situation that only 
two channels are compared here. 
Then, the performance of sixteen channels of 
ST16C554 and the design proposed here are com-
pared by transmitting 4 bytes of data to sixteen 
channels and getting the responses, at the same time. 
The result is shown in Fig.16. 
Fig.16  Time costs of ST16C554 and the controller pro- 
posed 
When 60 000 bytes of data were transmitted to 
each channel, ST16C554 costed 66.339 s, and the 
controller proposed costed 58.646 s. The performance 
increase is 11.6% in this case. 
As introduced in previous sections, the opera-
tions of micro-processor will increase while the 
amount of UART channels increases. However, the 
operation flow and the interrupt controller of the 
novel UART controller are optimized by the meth-
ods of previous sections, there is less influence to 
the novel controller. So it can be seen that the effi-
ciency improvement is more obvious in Fig.16. 
Summarizing all the designs, the simulations 
and the comparison results, all the three problems 
which are brought forward in Section 2 are solved. 
The performance of the UART controller is im-
proved and the efficiency of data transmission is 
increased. All of these ensure that more data can be 
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processed and transmitted in less time using the 
novel UART controller in the field of aeronautical 
communication. 
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